Toggle Menu
Welcome to SysML V2 Exam Prep Mastery
18. States
Finish Quiz
Back to Home
Question 1 of 25
What is a 'State' in SysML v2?
The physical condition of a hardware component.
A condition or situation in the life of an occurrence during which it satisfies some condition, performs some action, or waits for some event.
A comment about the system's status.
A type of requirement.
Get Hint
Report Question